

Figure 1

Eickemeyer et al.
AUS920000649US1
Mixed-Mode Hardware Multithreading
Page 1 of 5





Figure 2

Eickemeyer et al.
AUS92000649US1
Mixed-Mode Hardware Multithreading
Page 2 of 5



200
Processor

Figure 3

Eickemeyer et al.
AUS920000649US1
Mixed-Mode Hardware Multithreading
Page 3 of 5




Figure 4

Eickemeyer et al.
AUS920000649US1
Mixed-Mode Hardware Multithreading
Page 4 of 5

Figure 4 is a flowchart illustrating a process for handling latency in a multithreading system. The process begins at a 'Begin' terminal, leading to step 402: 'Send control signal to hold latches to read data bit for first thread.' This is followed by step 404: 'Send control signal to hold latches to read data bit for second thread.' A decision diamond 406 asks 'Has a long latency in data bits occurred in one of threads?'. If 'NO', the process proceeds to step 414: 'Return to or continue in interleaving mode.' If 'YES', the process proceeds to step 408: 'Send control signals to hold latches to read data bits out of thread not experiencing latency.' This is followed by decision diamond 410: 'Has expected latency period expired?'. If 'NO', the process proceeds to step 412: 'Power off event?'. If 'YES', the process proceeds to step 412. If 'NO' at 410, the process proceeds to step 412. If 'YES' at 412, the process proceeds to an 'End' terminal. If 'NO' at 412, the process proceeds to step 414. A label 'VO' is placed near the arrow leading to step 414.




Figure 5

Eickemeyer et al.
AUS920000649US1
Mixed-Mode Hardware Multithreading
Page 5 of 5

